Handbook of Signal Processing Systems [electronic resource] / edited by Shuvra S. Bhattacharyya, Ed F. Deprettere, Rainer Leupers, Jarmo Takala.
Record details
- ISBN: 9781461468592
- Physical Description: XXI, 1399 p. 708 illus. online resource.
- Edition: 2nd ed. 2013.
- Publisher: New York, NY : Springer New York : 2013.
Search for related items by subject
Other Formats and Editions
Electronic resources
| Part I: Applications | ||
| Signal Processing for Stereoscopic and Multiview 3D Displays | ||
| Video Compression | ||
| Inertial Sensors and their Applications | ||
| Finding it Now: Construction and Configuration of Networked Classifiers in Real-Time Stream Mining Systems | ||
| High-Energy Physics | ||
| Signal Processing for Wireless Transceivers | ||
| Signal Processing for Cryptography and Security Applications | ||
| Digital Signal Processing in Home Entertainment | ||
| Signal Processing for Control | ||
| MPEG Reconfigurable Video Coding | ||
| Signal Processing for High-Speed Links | ||
| Medical Image Processing | ||
| Low-power Wireless Sensor Network Platforms | ||
| Signal Processing Tools for Radio Astronomy | ||
| Distributed Smart Cameras and Distributed Computer Vision | ||
| Part II: Architectures | ||
| Architectures for Stereo Vision | ||
| Multicore Systems on Chip | ||
| Coarse-Grained Reconfigurable Array Architectures | ||
| Arithmetic | ||
| Architectures for Particle Filtering | ||
| Application Specific Instruction Set DSP Processors | ||
| FPGA-Based DSP | ||
| Application Specific Accelerators for Communications | ||
| General-Purpose DSP Processors | ||
| Mixed Signal Techniques | ||
| DSP Systems using Three-Dimensional Integration Technology | ||
| Part III: Design Methods and Tools | ||
| Methods and Tools for Mapping Process Networks onto Multi-Processor Systems-On-Chip | ||
| Dynamic Dataflow Graphs | ||
| DSP Instruction Set Simulation | ||
| Integrated Modeling using Finite State Machines and Dataflow Graphs | ||
| C Compilers and Code Optimization | ||
| Kahn Process Networks and a Reactive Extension | ||
| Decidable Dataflow Models for Signal Processing | ||
| Systolic Arrays | ||
| Multidimensional Dataflow Graphs | ||
| Compiling for VLIW DSPs | ||
| Software Compilation Techniques for MPSoCs | ||
| Embedded C for Digital Signal Processing | ||
| Signal Flow Graphs and Data Flow Graphs | ||
| Optimization of Number Representations | ||
| Polyhedral Process Networks | ||
| Mapping Decidable Signal Processing Graphs into FPGA Implementations. |